Chapter 8

Low-Density Parity- Check Codes

8.1 Introduction

- 8.2 LDPC Code and Tanner Graph
- 8.3 Construction of LDPC Codes
- **8.4 Iterative Decoding of LDPC Codes**
 - **8.4.1 Principle of Iterative Decoding**
 - **8.4.2 Iterative Decoding Algorithms**
 - 8.4.3 Bit-Flipping Decoding
 - 8.4.4 Belief Propagation Algorithm

Major References

- 1. S. J. Johnson ,Iterative Error Correction, Cambridge University Press, 2010
- 2. Bernhard M.J. Leiner, "LDPC Codes a brief Tutorial, April, 2005 (can be downloaded from Google)

8.1 Introduction

- LDPC codes were first discovered by R.G. Gallager in 1962. These codes have performance exceeding, in some cases, that of turbo codes with iterative decoding algorithms which are easy to implement, and are also parallelizable in hardware.
- However, LDPC codes have a significantly higher encode complexity than the turbo codes. Also, decoding of LDPC codes may require many more iterations than turbo decoding which means longer latency.

 Gallager's remarkable discovery was mostly ignored by communications community researchers for almost 20 years.

In 1981, R. Tanner presented a new interpretation of the LDPC codes from a graphical point of view. Tanner's work was also ignored by the coding theorists for another 14 years until the late 1990s.

- D.J. C.MacKay and R.M.Neal rediscovered LDPC codes in 1995 (after the turbo codes were introduced), and generated great interest and activity on the subject.
- Richardson and Urbanke in 2001 demonstrated that by using back-substitution, one can build encoders for most LDPC codes with complexity that grows almost linearly in block length.

- The standard iterative decoding algorithm uses a two-pass message-passing algorithm, proposed by Gallager in his Ph.D. thesis.
- The feature of LDPC codes to perform near the Shannon limit of a channel exists only for large block lengths .
 For example, there have been simulations of irregular codes that perform within 0.04 dB of the Shannon limit at a bit error rate of 10⁻⁶ with a block length of 10⁷ (S. Chung et al.).
- The LDPC codes have been adopted in the secondgeneration digital video broadcasting (DVB-S2) via satellite, Wireless LAN (IEEE 802.11n), Wireless MAN (IEEE 802.16m), mobile broadband wireless access (MBWA) network (IEEE 802.20), and advanced magnetic and magneto-optic storage/recording systems.



8.2 LDPC Code and Tanner Graph

- LDPC codes are linear block codes defined by a sparse parity check matrix H. The set of valid *n*-bit codewords
 v is defined by H. v^T = 0 (8.1)
 where v = (v₀, v₁, ..., v_{n-1})
- Tanner introduced an effective graphical representation for LDPC codes. The parity-check matrix H can be efficiently represented a bipartite (Tanner) graph, as shown in Fig.8.1.
 - The graphs not only provide a complete representation of the codes, they also help to describe the decoding algorithm.

- In bipartite graphs, the nodes in these graphs are separated into two distinct types, and edges are only connecting nodes of two different types. These two types of nodes in Tanner graphs are denoted as variable-nodes (V- nodes) and check-nodes (C- nodes).
- Fig. 1 is an example of Tanner graph for a (8, 4) code.
 The corresponding parity-check matrix is given by

 $H = \begin{array}{c} 0 \ 1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1 \\ 1 \ 1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 0 \\ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \\ 1 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \\ \end{array}$

Fig.8.1



In this example, the parity-check equations are expressed by

At
$$c_1$$
 $v_2 + v_4 + v_5 + v_8 = 0$
At c_2 $v_1 + v_2 + v_3 + v_6 = 0$

At
$$c_3$$
 $v_3 + v_6 + v_7 + v_8 = 0$

At
$$c_4$$
 $v_1 + v_4 + v_5 + v7 = 0$

• This Tanner graph consists of *m* C- nodes (the number of check bits) and *n* V- nodes (the number of bits in a codeword). Check-node z_i is connected to variable node c_i if the element h_{ii} of H is a 1.

The check nodes correspond to the row of H. The edges in the Tanner graph correspond to the 1s in H.

- Cycle: In a graph, a cycle is a path that starts from a node *i* and ends in i.
- Girth : The girth of a graph is the smallest cycle in that graph.
- Regular LDPC codes

A LDPC code is called regular if the weight w_c of each column of H is a constant and the weight w_r of each row is also a constant, where $w_r = w_c (n/m)$. For the example in Fig.1, $w_c = 2$, $w_r = 4$

- M.G.Luby *et al* in 1998 demonstrated that LDPC codes based on *i*rregular graphs can substantially outperform similar codes based on regular graphs.
- Complexity in iterative decoding has three parts :
 (1) the complexity of the local computations
 - (2) the complexity of the interconnection (i.e., the routing of information)
 - (3) the number of times the local computation need to be repeated, usually referred to as the number of iterations .

8.3 Construction of LDPC Codes

- For large block sizes, LDPC codes are commonly constructed by first studying the behavior of decoders. As the block-size tends to infinity, LDPC decoders can be shown to have a noise threshold below which decoding is reliably achieved, and above which decoding is not achieved. The construction of a specific LDPC code after this optimization falls into two main types of techniques:
 - (a) Pseudo-random techniques
 - (b) Combinatorial approaches
 - (c) Finite geometry approach

(Kou and Lin-Fossorier," Low Density Parity Check Codes Based on Finite Geometry," IEEE Trans. Inform. Theory, , pp.2711-36, Nov.2001) • A random construction constructs LDPC codes by a pseudo-random approach based on theoretical results. For large block-size, a random construction gives good decoding performance.

In general, pseudo-random codes have complex encoders, however pseudo-random codes with the best decoders also can have simple encoders. Various constraints are often applied to help the good properties expected at the theoretical limit of infinite block size to occur at a finite block size.

- Combinatorial approaches can be used to optimize properties of small block-size LDPC codes or create codes with simple encoders.
- One more way of constructing LDPC codes is to use finite geometries. This method was proposed by Y. Kou *et al.* in 2001.

Encoding of Regular LDPC Codes

- An (n,k) LDPC code can be generated by an (n-k) x n parity-check matrix H.
- The parity-check matrix H may be expressed as

$$\mathbf{H} = \begin{bmatrix} \mathbf{A}_1^{\mathrm{T}} & \mathbf{A}_2^{\mathrm{T}} \end{bmatrix}$$

were $A_1\,$ is a k x (n-k) matrix , and $A_2\,$ is an (n-k)x (n-k) matrix.

Then the corresponding generator matrix of the LDPC code is given by

$$G = [1_{kxk} A_1 A_2^{-1}]$$

8.4 Iterative Decoding of LDPC Codes

- **8.4.1 Principle of Iterative Decoding**
- Codes are constructed so that the relationship between their bits is locally simple , admitting simple local decoding . The local description of the codes are interconnected in a complex (e.g. random –like) manner , introducing long-range relationships between the bits . Relatively high global description complexity is thereby introduced in the interconnection between the simple local structures .
- Iterative decoding proceeds by performing the simple local decoding and then exchanging the results , passing messages between locals across the "complex "interconnection . The locals repeat their simple decodings , taking into account the new information provided to them from other locals. Tanner graph can be used to represent this process. Locals are nodes in the graph , and interconnections are represented as edges .

8.4.2 Iterative Decoding Algorithms

- The class of algorithms used to decode LDPC codes are collectively termed *message –passing algorithm*, since their operation depends passing of messages along the edges of the Tanner graph describing the LDPC code
- Each Tanner graph node works in isolation, having access only to the messages on the edges connected to it
 In message-passing decoders, messages are exchanged along the edges of the graph, and computations are performed at the nodes. Each message represents an estimate of the bit associated with the edge carrying the message. Each variable node in the decoder gets to see the bit that arrived at the receiver corresponding to the one that was transmitted from the equivalent node at the transmitter.
 - The messages pass back and forth between the variable nodes and check nodes iteratively until a result is obtained (or the process is halted). 16

Two most popular message-passing algorithms are

 (a) bit-flipping decoding and
 (b) belief-propagation (or sum-product) decoding .

In bit-flipping decoding, the message are binary. A bitflipping algorithm can be viewed as a hard-decision message-passing algorithm for LDPC codes.

In belief-propagation decoding , the message are probabilities (or their log-likelihood ratio) that represent a level of belief about the value of the codeword bits .

8.4.3 Bit-Flipping Decoding

- For the bit-flipping algorithm, the *m*th c-node determines its decision on the *i*th V-node by assuming that the *n*th bit has been erased and choosing the value 1 or 0 that satisfies the *m*th parity-check equation. The *j*th C-node thus determines a value for the nth bit that is completely independent of the value for the nth bit just received by it. The C-node is said to be creating extra, extrinsic, information about the *n*th bit.
- At the variable node v_i, all the extrinsic information about a bit is compared with the information received from the channel to determine the most likely bit value.
- If the majority of the messages received by a variable node v_i are different from its received value, the variable node changes (flips) its current value.
- The process is repeated until all parity-check equations are satisfied (or a maximum number of iterations has passed)₈

- The iterative process can be described as follows.
 - Step 1 V-node v_i send a message to their C-nodes c_j . In the first round, v_i only has the received bit y_i .
 - Step 2 C-nodes c_j determine a response to every connected variable nodes. The response message contains the bit that c_j believes to be the correct one for this V-node v_i , assuming that the other V-nodes connected to c_j are correct. The LDPC decoder might find out that the received bits are correct and terminates the decoding if all parity-check equations are fulfilled.
 - Step 3 Each V-node receives these responses from C-nodes and use this information along with the received bit to find out that the originally received bit is correct or not .

Step 4 go to Step 2.

Example

In this example, the parity-check equations are expressed by

At c_1 $v_2 + v_4 + v_5 + v_8 = 0$ At c_2 $v_1 + v_2 + v_3 + v_6 = 0$ At c_3 $v_3 + v_6 + v_7 + v_8 = 0$ At c_4 $v_1 + v_4 + v_5 + v_7 = 0$



The received codeword is 11010101 Message received and sent by the C-nodes in Step 2 are given in the following table.

Check nodes	Received / Sent
c ₀	Received $v_1 \longrightarrow 1$, $v_3 \longrightarrow 1$, $v_4 \longrightarrow 0$, $v_7 \longrightarrow 1$ Sent $0 \longrightarrow v_1$, $0 \longrightarrow v_3$, $1 \longrightarrow v_4$, $0 \longrightarrow v_7$
c ₁	Received $v_0 \rightarrow 1$ $v_1 \rightarrow 1$ $v_2 \rightarrow 0$ $v_5 \rightarrow 1$ Sent $0 \rightarrow v_0$ $0 \rightarrow v_1$ $1 \rightarrow v_2$ $0 \rightarrow v_5$
c ₂	Received $v_2 \to 0$, $v_5 \to 1$, $v_6 \to 0$, $v_7 \to 1$ Sent $0 \to v_2$, $1 \to v_5$, $0 \to v_6$, $1 \to v_7$
c ₃	Received $v_0 \longrightarrow 1$, $v_3 \longrightarrow 1$, $v_4 \longrightarrow 0$, $v_6 \longrightarrow 0$ Sent $1 \longrightarrow v_0$, $1 \longrightarrow v_3$, $0 \longrightarrow v_4$, $0 \longrightarrow v_6$

In Step 3 of the decoding algorithm , each v-node has three sources of information concerning its bit , the original bit received and two suggestions from the check nodes. Majority vote is used to make decision , as show in the following table..

V-node	y _i received	Messages fro	Decision	
v ₀	1	$c_1 \rightarrow 0$	$c_3 \rightarrow 1$	1
v ₁	1	$c_1 \rightarrow 0$	$c_3 \rightarrow 0$	0
\mathbf{v}_2	0	$c_1 \rightarrow 1$	$c_2 \rightarrow 0$	0
v ₃	1	$c_1 \rightarrow 0$	$c_3 \rightarrow 1$	1
$\mathbf{v_4}$	0	$c_0 \rightarrow 1$	$c_3 \rightarrow 0$	0
\mathbf{V}_{5}	1	$c_1 \rightarrow 0$	$c_2 \rightarrow 1$	1
v ₆	0	$c_2 \rightarrow 0$	c ₃ →0	0
$\mathbf{v_7}$	1	$c_0 \rightarrow 1$	$c_2 \rightarrow 1$	1

In this example, the second execution of Step 2 would terminate the decoding process since v_1 has voted for 0 in the last step . This corrects the transmission error and all check equations are now satisfied. Note that a bit-flipping algorithm is the name given to hard decision message-passing algorithm for LDPC codes.

8.4.4 Belief Propagation Algorithm

 The belief propagation (BP) algorithm, also known as Sum-Product algorithm), was presented in Gallager's work. The message passed along the edges in the Tanner graph are probabilities, or beliefs.

- Before presenting the algorithm , some notations will be introduced as follows.
 - (a) Conditional probability $p_i = p(v_i = 1 | y_i)$ (8.2)
 - (b) q_{ij} is a message sent by the variable nodes v_i to the check node c_j .
 - Every message contains always the pair $q_{ij}(0)$ and $q_{ij}(1)$ which stands for the amount of belief that x_i is a "0" or a "1".
 - (c) r_{ji} is a message (extrinsic information) sent by the check node c_j to the variable node v_i.
 Again, there are a r_{ji}(0) and a r_{ji} (1) to indicate the current amount of belief in that y_i is a "0" or a "1", respectively.

SPA

• At the beginning, all variable nodes send their q_{ij} messages to C-nodes. Since no other information is available at this step,

$$q_{ij}(1) = p_i$$

and $q_{ij}(0) = 1 - p_i$,

Then the check nodes calculate their response messages r_{jij} : $r_{ji}(0) = \frac{1}{2} + \frac{1}{2} \prod_{i' \in V_j \setminus i} (1 - 2 q_{i'j}(1))$ (8.3)

and $r_{ji}(1) = 1 - r_{ji}(0)$ (8.4)

where $V_{j \setminus i}$ means all V-nodes except v_i . Note that $r_{ji}(0)$ is basically the probability that there is an even number of 1s among $V_{j \setminus i}$. **Remarks :** Eq. (8.3) uses the following result from Gallager . Lemma : For a sequence of *K* independent binary digits a_i with an probability of p_i for $a_i = 1$, the probability that the whole sequence contains an even number of 1's is

 $\frac{1}{2} + \frac{1}{2} \prod_{i=l}^{K} (1 - 2p_i)$



Illustrates the calculation of $r_{ji}(b)$ and $q_{ij}(b)$

Next ,the V-nodes update their response messages to the check- nodes. This is done according to following equations ,

$$q_{ij}(0) = K_{ij} (1 - p_i) \prod_{j' \in C_i \setminus j} r_{j'i}(0)$$

$$q_{ij}(1) = K_{ij} p_i \prod_{j' \in C_i \setminus j} r_{j'i}(0)$$
where $C_{i \setminus j}$ means all C-nodes except c_j .
The constants K_{ij} are chosen to ensure that $q_{ij}(0) + q_{ij}(1) = 1$

Also, at this step V-nodes update the decision v_n with information from every C-nodes. If the estimated v satisfies Hv =0, then the algorithm terminates. In practical computations, we perform the algorithm in log-domain . Denote that the APP log-likelihood ratio is expressed by

$$R_{i} = \ln [p(v_{i}=1 | y_{i}) / p(v_{i}=0 | y_{i})]$$

$$\ln \varepsilon / (1 - \varepsilon) \quad \text{if } y_i = 0$$
(a) For BSC, $R_i = \{ \ln (1 - \varepsilon) / \varepsilon \quad \text{if } y_i = 1 \}$
(b) For AWGN channel.

 (\mathbf{D}) FOR A VOIN CHAINER

 $R_i = (2 / \sigma_n^2) v_i$

In the log-domain, we can expressed the extrinsic information from C- node *m* to V-node *n* as $R_{ii} = \ln [r_{ii}(1) / r_{ii}(0)] = \ln \{ [\frac{1}{2} - \frac{1}{2} \Pi (1 - 2 q_{i'i}(1))] /$ $i' \in V i \setminus i$ $[\frac{1}{2} + \frac{1}{2} \Pi (1 - 2 q_{i'i}(1))]$ $i' \varepsilon V \mathbf{i} \setminus \mathbf{i}$

• By defining a LLR measure $Q_{i'j}$ as $Q_{i'j} = \ln q_{i'j} / (1 - q_{i'j})$ (8.)

and using the relationship $tanh [\frac{1}{2} \ln (1-p)/p] = 1-2p$, p<1. R_i can be expressed as

$$R_{ji} = \ln \{ [1 - \prod(1 - e^{-Q_{i'j}})/(1 + e^{-Q_{i'j}})] / (1 + e^{-Q_{i'j}})] \}$$

$$[1 + \prod(1 - e^{-Q_{i'j}})/(1 + e^{-Q_{i'j}})] \}$$

$$i' \in \forall j \setminus i$$

$$= \ln \{ [1 - \prod \tanh(Q_{i'j}/2)] / [1 + \prod \tanh(Q_{i'j}/2)] \}$$

$$[1 + \prod \tanh(Q_{i'j}/2)] \}$$

$$(8.$$

Alternatively, using the relationship $2 \tanh^{-1}p = \ln (1+p)/(1-p)$, the extrinsic information can be expressed as $R_{ji} = -2 \tanh^{-1} \prod \tanh (Q_{i'j}/2)$ (8.) $i' \in V_{j \setminus i}$

Each variable node has access to the input LLR, R_i , and to the LLR from every connected check node. The total LLR of the *i*th bit is the sum of these LLRs : $L_i = R_i + \Sigma_i R_{ii}$

The message sent from the *i*th V-node to the *j*th C-node is the sum of L_i without the component R_{ji} just received from the *j*-th C-node :

$$Q_{ij} = \sum_{j' \in C_i \setminus j} R_{j'i} + R_i$$

Summry : Decoding Procedures

- Step 0 (initial condition)
 - Initially, the inputs to the decoder are the log likelihood ratios for the *a priori* message probabilities from each channel. That is,

 $R_{ji} = R_i \qquad j = 1, 2, ..., m \qquad i = 1, 2, ..., n$ $Q_{ij} = \ln [p_i / (1 - p_i)]$

Step 1

Compute

$$R_{ji} = \ln \{ [1 - \prod_{i' \in Vj \setminus i} (Q_{i'j}/2)] / [1 + \prod_{i' \in Vj \setminus i} (Q_{i'j}/2)] \}$$

$$i' \in Vj \setminus i$$

$$i = 1, 2, ..., n$$
(8.)

Step 2

Compute

$$L_i = \Sigma_j R_{ji} + R_i$$

$$v_i = 1$$
 $L_i \ge 0$
 0 $L_i < 0$

Step 3

Check if $H c^T = 0$ or $I = I_{max}$ If not, go to next step. Step 4 Compute

$$Q_{ij} = \sum_{j' \in Ci \setminus j} R_{j'i} + R_i$$

and go to Step 1 and repeat the procedure.

Example: (Johnson, pp.65-67)

The LDPC code is used to encode a message sequence,

The codeword from the encoder output is

 $\mathbf{c} = [\ 0\ 0\ 1\ 0\ 1\ 1]$

The vector c $\,$ is sent through a BSC with crossover probability ϵ = 0.2 , and the received signal is

y = [101011]

$$\ln \epsilon / (1-\epsilon)$$
 if $y_i = 0$
For BSC $R_i = \{$
 $\ln (1-\epsilon) / \epsilon\}$ if $y_i = 1$

For this channel $\epsilon = 0.2$ Thus, $\ln \epsilon / (1 - \epsilon) = -1.3863$ if $y_i = 0$ $\ln (1 - \epsilon) / \epsilon) = 1.3863$ if $y_i = 1$ and then R = [1.3863 - 1.3863 - 1.3863 - 1.3863 - 1.3863]

H = (011010) 100011 001101



Decoding (Log-BP)

- To begin the decoding we set the maximum number of iterations to 3.
- At initialization, $Q_{ij} = R_i$ The first bit is included in the first and third checks and so Q_{11} and Q_{13} are initialized to R_1 .

 $Q_{11} = R_1 = 1.3863$ and $Q_{13} = R_1 = 1.3863$ Repeating this for the remaining bits gives : For i=2 $Q_{21} = R_2 = -1.3863$ and $Q_{23} = R_2 = -1.3863$

For i=3 $Q_{32}=R_3=1.3863$ and $Q_{34}=R_3=1.3863$ For i=4 $Q_{41}=R_4=-1.3863$ and $Q_{44}=R_4=-1.3863$ For i=5 $Q_{52}=R_5=1.3863$ and $Q_{53}=R_5=1.3863$ For i=6 $Q_{63}=R_6=1.3863$ and $Q_{64}=R_6=1.3863$

 Calculation of extrinsic probabilities for check-to-variable message passing

The first parity-check includes the first, second and fourth bits and so the extrinsic probability from the first check node to the first variable node depends on the probabilities of the second and fourth bits :

$$\begin{split} R_{II} &= \ln \left\{ \left[1 - \tanh \left(Q_{2I} / 2 \right) \tanh \left(Q_{4I} / 2 \right) \right] / \\ &\left[1 + \tanh \left(Q_{2I} / 2 \right) \tanh \left(Q_{4I} / 2 \right) \right] \right\} \\ &= \ln \left\{ \left[1 - \tanh \left(1.3863 / 2 \right) \tanh \left(1.3863 / 2 \right) \right] / \\ &\left[1 + \tanh \left(1.3863 / 2 \right) \tanh \left(1.3863 / 2 \right) \right] \right\} \\ &= \ln \left\{ \left(1 - 0.6 \ge 0.6 \right) / \left(1 + 0.6 \le 0.6 \right) \right\} \\ &= -0.7538 \end{split}$$

Similarly, $R_{12} = \ln \{ [1 - \tanh (Q_{11}/2) \tanh (Q_{41}/2)] / [1 + \tanh (Q_{11}/2) \tanh (Q_{41}/2)] \}$ = 0.7538 $R_{12} = \ln \{ [1 - \tanh (Q_{11}/2) \tanh (Q_{41}/2)] \}$

 $R_{14} = \ln \{ [1 - \tanh (Q_{11}/2) \tanh (Q_{21}/2)] / [1 + \tanh (Q_{11}/2) \tanh (Q_{21}/2)] \}$ = 0.7538 Next, the second check node connects to the second, third and fifth bits and so the extrinsic probabilities are :

$$R_{22} = \ln \{ [1 - \tanh (Q_{32}/2) \tanh (Q_{52}/2)] / [1 + \tanh (Q_{32}/2) \tanh (Q_{52}/2)] \}$$

$$= -0.7538$$

$$R_{23} = \ln \{ [1 - \tanh (Q_{22}/2) \tanh (Q_{52}/2)] / [1 + \tanh (Q_{22}/2) \tanh (Q_{52}/2)] \}$$

$$= 0.7538$$

$$R_{25} = \ln \{ [1 - \tanh (Q_{22}/2) \tanh (Q_{32}/2)] / [1 + \tanh (Q_{22}/2) \tanh (Q_{32}/2)] \}$$

$$= 0.7538$$

Repeating for all check , we obtain :

$$R_{31} = -0.7538$$
 $R_{35} = -0.7538$ $R_{36} = -0.7538$ $R_{43} = 0.7538$ $R_{44} = -0.7538$ $R_{46} = 0.7538$

• Check for a valid codeword :

calculating the LLR for each bit, making a hard-decision, and checking the syndromes.

The total LLR for the first bit $, L_1$, includes the extrinsic LLRs from the first and third check bits and an intrinsic LLR from the channel :

 $L_1 = R_1 + R_{11} + R_{31} = 1.3863 - 0.7538 - 0.7538 = -0.1213$ Similarly, the total LLRs of other bits are

$$L_{2} = R_{2} + R_{21} + R_{22} = -1.3863$$

$$L_{3} = R_{3} + R_{23} + R_{43} = 2.8938$$

$$L_{4} = R_{4} + R_{14} + R_{44} = -1.3863$$

$$L_{5} = R_{5} + R_{25} + R_{35} = 1.3863$$

$$L_{6} = R_{6} + R_{36} + R_{46} = 1.3863$$

The estimated codeword is then given by

 $\hat{v} = (001011)$

and the syndrome is

 $s = (v^{2})^{T} H = (0000)$

Thus, $\hat{v} = (001011)$ is the decode word.

Appendix :LDPC Code Encoder (IEEE 802.11n)

For each of the three available codeword block lengths, the LDPC encoder supports rate 1/2, 2/3, 3/4 and 4/5 encoding. The LDPC encoder is systematic, which means it encodes an information block, c=(i₀, i₁,, i_{k-l}), of size k, into a codeword, c, of size n, c=(i₀, i₁,, i_{(k-l}), p₀, p₁,...., p_(n-k-1)), by adding (n-k) parity bits obtained so that H*c^T=0,

where H is the parity-check matrix.

- Parity Check Matrices
- Each of the parity-check matrices can be partitioned into square sub-blocks (sub-matrices) of size *Z* × *Z*. These sub-matrices are either cyclic-permutation of the identity matrix or null sub-matrices.
- The cyclic-permutation matrix P_i is obtained from the $Z \times Z$ identity matrix by cyclically shifting the columns to the right by *i* elements. The matrix P_0 is the $Z \times Z$ identity matrix.
- The parity check matrices for each kind of code length and code rate are shown below .
- The entry means a null (all zero) block ,
- The 0 entry means an identity matrix

Table 1 Parity check matrix for codeword block length
 n= 648 bits, sub-block size is Z = 27 bits. Code rate R = 1/2

0	-	—	—	0	0	-	—	0	—	-	0	1	0	-	-	—	_	_	-	—	-	-	_
22	0	_	_	17	_	0	0	12	_	_	_	_	0	0	_	_	_	_	_	_	_	_	_
6	_	0	_	10	_	_	_	24	_	0	_	_	_	0	0	_	_	_	_	_	_	_	_
2	_	_	0	20	_	_	_	25	0	_	_	_	_	_	0	0	_	_	_	_	_	_	_
23	_	_	_	3	_	_	_	0	_	9	11	_	_	_	_	0	0	_	_	_	_	_	_
24	_	23	1	17	_	3	_	10	_	_	_	_	_	_	_	_	0	0	_	_	_	_	_
25	_	_	_	8	_	_	_	7	18	_	_	0	_	_	_	_	_	0	0	_	_	_	_
13	24	_	_	0	_	8	_	б	_	_	_	_	_	_	_	_	_	_	0	0	_	_	_
7	20	-	16	22	10	_	_	23	_	_	_	_	_	_	_	_	_	_	_	0	0	_	_
11	_	_	_	19	_	_	_	13	_	3	17	_	_	_	_	_	_	_	_	_	0	0	_
25	_	8	_	13	18	_	14	9	_	_	_	_	_	_	_	_	_	_	_	_	_	0	0
3	_	_	_	16	_	_	2	25	5	_	_	1	_	_	_	_	_	_	_	_	_	_	0

 Table 2 Parity check matrix for codeword block length n=1944 bits, sub-block size is Z=81 bits. Code rate R = ¹/₂

57	—	—	—	50	—	11	—	50	—	79	—	1	0	—	—	—	—	—	—	—	—	—	—
3	_	28	_	0	_	_	_	55	7	_	_	_	0	0	_	_	_	_	_	_	_	_	_
30	_	_	_	24	37	_	_	56	14	_	_	_	_	0	0	_	_	_	_	_	_	_	_
62	53	_	_	53	_	_	3	35	_	_	_	_	_	_	0	0	_	_	_	_	_	_	_
40	_	_	20	66	_	_	22	28	_	_	_	_	_	_	_	0	0	_	_	_	_	_	_
0	—	_	_	8	_	42	—	50	_	—	8	_	_	_	_	_	0	0	_	_	_	_	_
69	79	79	_	—	_	56	—	52	_	—	—	0	_	_	—	—	_	0	0	_	_	_	_
65	—	—	—	38	57	—	—	72	—	27	—	_	_	_	—	—	—	—	0	0	—	—	_
64	—	—	—	14	52	—	—	30	—	—	32	_	_	_	—	—	—	—	—	0	0	—	_
_	45	—	70	0	_	—	—	77	9	—	—	_	_	_	—	—	—	—	—	—	0	0	_
2	56	—	57	35	_	—	—	—	—	12	—	_	_	_	—	—	—	—	—	—	—	0	0
24	_	61	_	60	_	_	27	51	_	_	16	1	_	_	_	_	_	_	_	_	_	_	0
																						4	3

Sept 2009

Co	de ra	te R	= 1/2	2					- 0.3) ²			<u> </u>					87 (A							
40	_		-	22	-	49	23	43			- 22	_	1	0	_	-		_	_	_	_		_	· <u> </u>
50	Ĩ	-	<u></u>	48	35		-	13		3	0 -	-	_	0	0	_	-	-	-	_	_		_	-
39	50	<u></u> 1	_	4	11 <u></u> 11	2	-	<u>-</u>	0-	-	- 4	9	-	-	0	0		-	_		_	-		-
33	-		38	37	3 <u>—</u> 6	11 <u></u>	4	1	2 <u>1-11</u>	-		-			-	0	0		-	_	_	~	_	-
45	-	_	-	0	22			20	42	2 -	-			-			0	0	-			-	_	
51		— ,::	48	35	-			44		13	8 -		<u></u>	<u> </u>	-	-	-	0	0	a k				
47	11	s — s	10	-	17	(ante	-	51	-	-		22	0	<u></u>	<u>800</u>)	<u></u>	-	-	0	0				_
5	_	25		6	-	45		13	40) –		-		-			-		-	0	0	-	-	
33	<u>12</u> ,	-	34	24	10000	-	-	23	-	_	- 4	6	-	-		-	-	-	-	21 <u></u> 22	0	0	-	<u></u>
1	.)	27	10-20	1		8	(38	-	44	4 -	_	-	_	-	33 <u></u> 83	-	3 — 3	-		-	0	0	-
-	18	-		23	tantak.	-	8	0	35	5 –	-	-		_		10 <u></u> 11		-	-	_			0	0
49	11. 11. 11. 11. 11. 11. 11. 11. 11. 11.	17	-	30	-	1 		34	_		- 1	9	1	-	—	-	-	3 — 3	5 12		(111))	8 <u>—</u> 8		0
Coc	le rat	e R =	= 2/3	5	31 108																			1.010
39	31	22	43	-	40	4	_	11		_	50	<u></u>		_	-	6	1	0	—	-	-	_		
25	52	41	2	6		14		34		-		24		_	37	-	_	0	0	8—	x <u></u> x	<u> </u>		n <u>—</u> 11
43	31	29	0	21	3 7	28	-	-	2	-	Ŧ	7		-	17		-	61 - 1	0	0	a 	-	-	-
20	33	48	-	4	13		26	-	8	22	-		4	16	42	<u></u>	-	-	-	0	0	-		1.000
45	7	18	51	12	25	. 	1000		50			5	1	-	-	***	0	-		_	0	0	-	<u></u>
35	40	32	16	5	<u>1997</u> 3		18	-	× <u>-</u>	43	51	-		32	-	-		-	-	-	-	0	0	-
9	24	13	22	28	_	—	37	_	-	25		-	4	52	-	13	-	-	-		-		0	0
32	22	4	21	16	80 1 8	6 710	-	27	28	-	38			_	—	8	1		-	-	_		10404	0

Table 3 Parity check matrix for codeword block length n=1296 bits, sub-block size is Z=54 bits

44

References

- 1. R.G. Gallager ," Low Density Parity Check Codes," IRE Trans. Inform. Theory , IT-8, pp.21-28 , 1962 .
- 2. R.M. Tanner, " A Recursive Approach to Low Complexity Codes ," IEEE Trans. Inform. Theory , IT -27 ,pp.533- 547 , Sep. 1981.
- 3. D.J.C. MacKay and R.M. Neal, "Good Codes Based on Very Sparse Matrices," in "Cryptograph and Coding", 5th IMA Conf. 1995, C.Boyd, Ed., Springer, 1995, vol. 1025, pp.100-111.
- 4. D.J.C. MacKay and R.M. Neal, "Near Shannon Limit Performance of Low Density Parity Check Codes ", Electronics Lett. Mar.1997, vol.33, no.6, pp.457-458.
- 5. T. J. Richardson and R. Urbanke , " Efficient Encoding of Low-Density Parity- Check Codes ," IEEE Trans. Inform. Theory , pp.638-656 , Feb. 2001 .
- S.-Y.Chung , G.D. Forney , Jr. , T. J. Richardson and R. Urbanke ,"On the Design of Low-density Parity- Check Codes within 0.0045 dB of the Shannon Limit ,
 " IEEE Commun. Lett. , vol.5 , Feb. 2001 , pp.58-60
- 7. T.J. Richardson and M. Amin Shokrollahi and Rüdiger L. Urbanke, "Design of Capacity-Approaching Irregular Low-Density Parity-Check Codes, "IEEE Trans. Inform. Theory, 47(2), February 2001, pp.673-680.
- 8. S. J. Johnson , Iterative Error Correction, Cambridge University Press, 2010

Appendix : Min-Sum Algorithm

 The sum-product algorithm can be modified to reduce the implementation complexity of the decoder. This can be done by altering the equation

$$R_{ji} = -2 \tanh^{-1} \Pi \tanh (Q_{i'j}/2)$$
$$i^{*} \nabla_{j \setminus i}$$

in such a way as to replace the product term by sum.

For simplicity , we will write

$$\Pi \equiv \Pi$$
$$i' \in \forall j \setminus i$$

in the following presentations.

First, $Q_{i'j}$ can be factored as follows : $M_{i'j} = \alpha_{i'j}\beta_{i'j}$

where $\alpha_{i'j} = sign Q_{i'j}$, $\beta_{i'j} = |Q_{i'j}|$

Thus we have that

$$\prod_{i'} \tanh \left(\frac{Q_{i'j}}{2} \right) = \prod_{n'} \alpha_{i'j} \prod_{i'} \tanh \left(\frac{\beta_{i'j}}{2} \right)$$

and then

$$R_{ji} = -2 \tanh^{-1}\left(\prod_{i'} \alpha_{i'j} \prod_{i'} \tanh\left(\beta_{i'j} / 2\right)\right)$$
$$= -2 \left(\prod_{i'} \alpha_{mn'}\right) \tanh^{-1}\prod_{i'} \tanh\left(\beta_{mn'} / 2\right)$$
$$= -2 \left(\prod_{i'} \alpha_{mn'}\right) \tanh^{-1}\left(\log^{-1}\log\right)\prod_{i'} \tanh\left(\beta_{mn'} / 2\right)$$

Next, we define

 $\psi(x) = -\ln \tanh(x/2) = \ln[(e^{x}+1)/(e^{x}-1)]$

and note that $\psi(\psi(\mathbf{x})) = \ln[(e^{\psi(\mathbf{x})}+1)/(e^{\psi(\mathbf{x})}-1)] = \mathbf{x}$ $\psi^{-1}(\mathbf{x}) = \psi(\mathbf{x}) \text{ for } \mathbf{x} > 0$ Finally, we obtain $R_{ii} = -(\Pi \alpha_{i'i}) \psi(\Sigma_{i'}, \psi(\beta_{i'i}))$

- The product of the signs can be calculated by using modulo-2 addition of the hard decisions on each Q_{i'j}, while the function ψ can be implemented easily using a lookup table.
- Since the term corresponding to the smallest $Q_{i'j}$, dominates the product term and so the product can be approximated by a minimum : R_{ji} = - (Π sign $Q_{i'j}$) min | $Q_{i'j}$



48